PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2000-076079

(43)Date of publication of application: 14.03.2000

(51)Int.CI.

G06F 9/46

(21)Application number : 10-249321

(22)Date of filing:

03.09.1998

(71)Applicant : NEC CORP


(72)Inventor: TANIGUCHI HIROYUKI

(54) MICROCOMPUTER

(57)Abstract:

PROBLEM TO BE SOLVED: To transit to interrupting processing at high a speed at the time of interruption occurrence.

SOLUTION: A saving register 16 to be used for holding the same data as data held in a standard register 14 is provided in addition to the standard register 12 to be used for an ALU 12 at the time of ordinary operation, data in the standard register 16 flow to the saving register 16 by a bus control circuit 18 at the time of ordinary operation, data held in the standard register 14 flow to the saving register 16 and when an interruption occurs, the flow of data from the standard register 14 to the saving register 16 is stopped. When the interruption processing is finished, the flow of data between the standard register 14 and saving register 16 is controlled so as to let the data held in the saving register 16 flow to the standard register 14 and to hold them.



LEGAL STATUS

[Date of request for examination]

03.09.1998

[Date of sending the examiner's decision of

13.03.2001

rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office